M88SSTE32882H0  -  DDR3 Register Buffer (VDD = 1.5V/1.35V/1.25V)

M88SSTE32882H0 is a 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity for DDR3/DDR3L/DDR3U RDIMM applications. It supports DDR3-800/1066/1333/1600/1866/2133 SDRAMs, 1.5V/1.35V/1.25V VDD operations and quad chip selects.

The device buffers the input address and control signals and redrives two copies per signal. Based on control register settings the device can change its output characteristics to match different DIMM net topologies.

The device is fully compliant with the JEDEC specification. It also provides some extra features such as register read mechanism (patented) to monitor the status of the device without changing its existing pinout, transparent mode to help check DRAM defects, and frequency change on the fly to save power, etc.


Fully compliant with JEDEC SSTE32882 specification

28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1 registering buffer for DDR3 applications

Integrated PLL clock driver distributing one differential clock pair to 4 differential pairs

Up to 2133Mbps data rate supported:

DDR3-800/1066/1333/1600/1866/2133 (1.5V VDD operation)
DDR3L-800/1066/1333/1600/1866 (1.35V VDD operation)
DDR3U-800/1066/1333/1600 (1.25V VDD operation)

VDD voltage supported: 1.5V / 1.35V / 1.25V

Quad-rank DRAMs supported (quad chip selects mode)

Parity checking on command and address signal inputs

Output characteristics configurable through control registers

1T/3T MRS timing

Pre-launch feature

Constant propagation delay against VT variations

Different power saving modes such as S3 low power mode, CK STOP mode, etc.

Unique register read operation to monitor the chip status (patented)

Transparent mode

Frequency change on the fly

Extra low power consumption

Green package: 176-ball TFBGA

High-performance DDR3 RDIMM server

High-performance computer platform 

© 2006 – 2018 Montage Technology. All rights reserved. 沪公网安备 31010402004818号, 沪ICP备18002431号