The M88DD2000/1 is a single-chip digital terrestrial television demodulator. It is fully compliant with China GB 20600-2006 standard and can support multi-carrier and single-carrier modes. The chip takes an IF signal from a tuner, demodulates and FEC decodes the signal, and then outputs an MPEG transport stream. The device includes a high-end A/D converter that is capable of delivering superior performance in all operation modes.
The implementation of the M88DD2000/1 is all done in a set of dedicated circuits with efficient and robust algorithms, thus providing excellent reception of broadcast signals under various
extreme conditions. In addition, the interface design allows easy and simple connection to
different application systems with complete status & performance monitoring. (The M88DD2001 integrates SDRAM).
The device has very low power consumption (the M88DD2001 also has small footprint). It is suitable for fixed, mobile
and portable terrestrial digital television receiver systems.
| |
• |
Fully compliant with GB 20600-2006 |
| |
• |
Single Frequency Network (SFN) compatible |
| |
• |
Multi-carrier and single-carrier modes supported |
| |
• |
4QAM-NR, 4QAM, 16QAM, 32QAM and 64QAM supported |
| |
• |
FEC rates of 0.4, 0.6 or 0.8, and guard intervals (GI) of 420, 945 or 595 symbols |
| |
• |
Time de-interleaving supported (M = 240 or 720) |
| |
• |
6 MHz, 7 MHz and 8 MHz channel bandwidths supported |
| |
• |
Commercial 64M-bit SDRAM supported (recommended) or alternative 16M-bit SDRAM to |
| |
|
reduce external component cost (M88DD2000 only) |
| |
• |
Integrated 32M-bit SDRAM for time de-interleaving (M88DD2001 only) |
| |
• |
High-performance 10-bit ADC for direct IF applications (36.167 MHz, 4.57 MHz) |
| |
• |
Dual AGC for IF and RF |
| |
• |
Complete FEC including LDPC decoding and BCH decoding |
| |
• |
Timing and carrier recovery and correction |
| |
• |
Symbol timing adjustment |
| |
• |
Channel estimation and equalization |
| |
• |
Adjacent channel interference and co-channel interference cancellation |
| |
• |
Optimized for maximum signal resiliency in all conditions |
| |
• |
Superior static and dynamic performance for fixed, mobile and portable environments |
| |
• |
Automatic System Information (SI) detection |
| |
• |
Lock indicators, and signal quality, status & strength monitoring |
| |
• |
MPEG TS output formats: Parallel, serial and DVB common interface supported |
| |
• |
On-chip PLL system clock derived from a 20.48 MHz external crystal or clock, eliminating |
| |
|
the need for an external VCXO |
| |
• |
Internal voltage regulator to reduce BOM cost |
| |
• |
2-wire bus for control and monitoring, with up to 4 addresses available |
| |
• |
Dedicated 2-wire bus repeater to control tuner |
| |
• |
Single 3.3 V power supply; or 3.3 V for I/O and optional 1.8/1.2 V for digital core |
| |
|
(M88DD2000 only) |
| |
• |
Single 3.3 V power supply; or 3.3 V for I/O & SDRAM, and optional 1.8/1.2 V for digital |
| |
|
core (M88DD2001 only) |
| |
• |
Low power consumption with standby mode available |
| |
• |
Green package: 100-pin LQFP (M88DD2000); 80-ball TFBGA (M88DD2001) |
